D flip-flop A clocked flip-flop having a single D input (see diagram). The flip-flop Q output will take on the current state of the D input only when a given transition of the clock signal occurs between its two logic states, i.e. from low to high voltage level (positive-edge triggered) or from high to low level (negative-edge triggered).
More From encyclopedia.com
Ttl , TTL Abbrev. for transistor-transistor logic. A widely used family of logic circuits that is produced in integrated-circuit form and whose principal s… Atmospheric Convection , condensation level The atmospheric level at which condensation occurs as a result of convection, the lifting of air (e.g. orographic lifting), or ver… cut-off low , cut-off low A cold low in mid-latitudes (occasionally almost in subtropical latitudes) where it is cut off from the main subpolar belt of low pressur… Hyperlipidemia , Therapy Hyperlipidemia, also known as hyperlipoproteinemia or dyslipidemia, is an elevation of lipid levels (fats ) in the bloodstream. These lipids… sallow , sal·low / ˈsalō/ • adj. (-low·er, -low·est) (of a person's face or complexion) of an unhealthy yellow or pale brown color. • v. [tr.] rare make sallo… Flip-flop , flip-flop (bistable) An electronic circuit element that is capable of exhibiting either of two stable states and of switching between these states in…
About this article
Updated About encyclopedia.com content Print Article
You Might Also Like