FutureBus

views updated

FutureBus Trademark An asynchronous backplane bus specified in the IEEE-896 standard for processor system interconnection. It features multiplexed 32-bit data and address lines and uses a handshaking protocol to allow communication between devices of differing response times. Multiple bus mastership is supported and up to 20 devices can be connected.