"System-on-chip" slave nodes. (Special Feature: Automotive Electronics).

From: ECN-Electronic Component News | Date: March 1, 2003| Author: | Copyright information

Introduction

LIN (Local Interconnect Network) is a low speed (20 kbps) network using a single-wire bus comparable to the common ISO 9141 transmission specification. LIN is a 12V-bus network with a single master module and multiple slave modules.

Because of the low cost LIN can offer, LIN is becoming increasingly popular with automotive engineers. The LIN concept helps simplify the implementation of distributed electrical systems in all non safety-critical automotive applications such as door modules for window lifters, wing-mirrors, air conditioning, wipers, seat modules, ...

Related newspaper, magazine, and trade journal articles from HighBeam Research

(Including press releases, facts, information, and biographies)

Adjust 555-based generator's duty cycle without affecting frequency.(IDEAS FOR DESIGN)
; ...configuration of the 555 timer can't provide a duty cycle of exactly 50%. That's a well-known fact...shows how to achieve an adjustable 50% duty cycle with minimum frequency change. Even with...where p = R2/R1 and q = R3/R1. For a 50% duty cycle, t1 = [t.sub.2], so: (p+1)*In(2) = ...
NCO technique helps [micro]C produce clean analog signals.(numerically controlled oscillator)(Statistical Data Included)
; ...generating a PWM output with a controlled duty cycle and filtering the switching waveform...oscillator (NCO) that distributes the duty cycle as evenly as possible across the main...the PWM methods, respectively, with the duty cycle set to 10/256. Figure 2a's NCO digital...
Frequency divider adapts to I/O conditions.
; ...flop to create a clock signal with a duty cycle of approximately 50%. The input divisor...the input frequency to produce a 50% duty cycle. ORing the signals together produces...number of N+1, the output clock has a 50% duty cycle. N's being odd results in division by...
Independently vary a multivibrator's duty cycle and frequency. (Ideas for Design).(Brief Article)
; ...vary a multivibrator's frequency and duty cycle. Such systems include dc motors, ultrasonic...The figure shows a simple way to vary duty cycle and frequency independently. The Circuit...frequency ranging from 5 to 15 kHz, and the duty cycle between 0% and 100%. U1a is configured...
Generate an analog signal with a [micro]C.
; ...capacitor discharges. By varying the duty cycle, you can generate a sine wave or any...of the period; the other contains the duty cycle. The program starts by initializing the PWM output pin and the period and duty-cycle registers. The initial duty cycle is...
Generator features programmable duty cycle. (pulse generator)
; ...in Fig 1 allows you to program its output's duty cycle. You apply your duty-cycle code to the B port of [IC.sub.1] a 7485 magnitude...the counter is equal to or greater than your duty-cycle code, [IC.sub.3] resets the output flip-flop...
PWM circuit uses one op amp.(Technology Information)
; ...circuit delivers a rectangular signal with duty cycle varying between 0 and 100% in response...voltage at V - is proportional to the duty cycle of [V.sub.OUT]. The closed feedback loop...make V - equal to V +; therefore, the duty cycle at [V.sub.OUT] is proportional to [V...
Simple microcontroller acts as dedicated motor control.(Design Ideas)
; ...often use a PWM signal to control the duty cycle for a motor driver or amplifier module...stop. The [RA.sub.2] PWM output has a duty cycle that depends on the binary word on the...high-to-low transition on [RB.sub.0]/INT. The duty cycle of this signal increases from 1.56 to...
Crystal oscillator overcomes typical drawbacks.
; ...drawbacks: They can't drive much of a load, the duty cycle isn't adjustable, and the duty cycle drifts. The crystal oscillator in Figure 1...Three parallel gates drive heavy loads, the duty cycle is adjustable from 25 to 75%; and feedback...
Swapping bits improves performance of FPGA-PWM counter.
; ...waveform with a fixed-frequency, variable-duty cycle, which a counter and a digital comparator...that the worst-case ripple happens at a duty cycle of 50%. The combination of the desired...the maximum ripple currents occur at a duty cycle of 50% and the minimum ripple currents...