|
Self-test for FPGAs and CPLDs requires no overhead. (Field Programmable Gate Arrays; Circuit Programmable Logic Designs)
From:
EDN
| Date:
November 6, 1997| Author:
Abramovici, Miron; Lee, Eric; Stroud, Charles; Underwood, Mark
| COPYRIGHT 1997 Reed Business Information. This material is published under license from the publisher through the Gale Group, Farmington Hills, Michigan. All inquiries regarding rights should be directed to the Gale Group.Copyright information
|
The Field Programmable Gate Arrays and Circuit Programmable Logic Designs must be tested at the system-manufacturing level and in the field because of their complexities. The application-specific test patterns for in-circuit board testing and offline system-diagnostic-software routines for field testing are traditional methods in testing these computer logic. However, they are found to be time-consuming and expensive. Thus, a more ideal test is the comprehensive device-level FPGA and CPLD tes...
Related newspaper, magazine, and journal articles from HighBeam Research
|
Self-test for FPGAs and CPLDs requires no overhead. (Field Programmable Gate Arrays; Circuit Programmable Logic Designs)
EDN
; The intricacy of FPGAs and CPLDs means that you need to test them both at the system-manufacturing level and in the field. Traditionally, these tests require application-specific test patterns for in-circuit board testing and offline system-diagnostic-software routines for field testing. Developing
|
|
Budding FPGAs beat last year's crop. (field programmable gate array)
EDN
; With the arrival of a new season, programmable-logic architectures are springing up in abundance. Each shares a common feature-set foundation with their predecessors and improve on their manufacturers' previous state of the art in both subtle and obvious ways. Altera is moving its Flex10K
|
|
Return of the PLA.(Company Business and Marketing)(Brief Article)
EDN
; EARLY PLDs INCORPORATED highly flexible programmable logic arrays (PLAs), which enabled you to configure both the ORed product terms that defined each macrocell output and the ANDed inputs within each product term. As logic densities increased, however, the PLA structure proved too costly and
|
|
Options dot the programmable-logic landscape. (includes related article)
EDN
; PLDs have emerged as indispensable tools for system designers. They have evolved from fast prototyping tools into production devices that quickly get your designs to market, when anticipated volumes don't justify the cost of a full ASIC design. When contemplating the use of PLDs, you face an array
|
|
FPGA adopts a revolutionary stance.(leading edge)(Field Programmable Gate-Array )(Stratix II ALM )
EDN
; DARWIN FIGURED out that measured evolutionary steps, not abrupt revolutionary leaps, are the preferred way of the world. In your engineering-problem-solving approaches, many of you have figured it out, too. Sometimes, though, the rules of the game change, and continued evolutionary investment leads
|