Industry's first 8-bit RISC processor debuts.

From: EDN | Date: September 12, 1996| Author: Levy, Markus | Copyright information

Atmel has launched its 8-bit reduced-instruction-set computer (RISC) architecture. Called the AVR, its properties include a 16-bit, fixed-length instruction, a load/store architecture, 32 general-purpose registers and an instruction performed on every clock which is performed by prefetching an instruction during the previous instruction execution. It is touted to be 10 times faster than the 8051, which needs four to 12 clocks per instruction. The first product off the AVR line is the AT90S120...

Read all of this article with a FREE trial to HighBeam Research

Related newspaper, magazine, and journal articles from HighBeam Research

ATMEL AVR.(Brief Article)
EDN ; Atmel's 8-bit AVR RISC architecture includes a 16-bit, fixed-length instruction; a load/store architecture; and 32 general-purpose registers. The AVR also executes an instruction on every clock by prefetching an instruction during the previous instruction execution. The company claims that AVR is
Single-chip, 64-bit floating-point processor offers 32-word register file. (product announcement)
EDN ; Single-chip, 64-bit floating-point processor offers 32-word register file The WTL 3364 floating-point processor integrates on one chip a 64-bit floating-point multiplier, a 64-bit floating-point ALU, a divide/square-root unit, and a 32-word X 64-bit register file with six ports. This chip can
32-bit.(EDN DSP Directory)
EDN ; Analog Devices ADSP-21020 32-bit floating-point DSP As with earlier Analog Devices DSPs, the ADSP-21020 uses a 48-bit instruction word to encode multiple operations per instruction and speed hardware decoding. One detraction, however, is that the large instruction word adds to system cost. The
New AVR for budget users
New Straits Times ; Subashini Selvaratnam New Straits Times 03-04-2002 New AVR for budget users Byline: Subashini Selvaratnam Edition: Computimes; 2* Section: Benchmark TO protect your personal computer (PC) from lightning strikes and electrical spikes, Power Kinetics Marketing Sdn Bhd, formerly known as PK
TENSILICA XTENSA.
EDN ; Flexibility is the key word when discussing Tensilica's Xtensa architecture; you can even implement the pipeline in a variety of ways. The less adventuresome among you can start with the basic architecture, which comprises 78 instructions, a five-stage pipeline that supports single-cycle execution,