Design for test is the key to testing HDI boards.(Happy Thoughts)

From: CircuiTree | Date: February 1, 2008| Author: | Copyright information

HDI is the fastest-growing segment of the PCB industry, but it presents certain new challenges. One of the most difficult to employ and understand is design for in-circuit testing (DfT). I am not an expert in in-circuit testing (ICT), but I have collected a number of solutions from people who are experts. One thing all the experts agree on is that DfT for HDI must be employed when the design is first started or the HDI board may not be testable! This is a problem in limited access testability because of the fine pitch of newer components and that these components, many times, ... 

<><><><><><><><><><><><><><><><><><><><><><><><><><><><><><>

Read all of this article with a FREE trial to HighBeam Research

Related newspaper, magazine, and trade journal articles from HighBeam Research

(Including press releases, facts, information, and biographies)

Alternative approaches to SOC test: the integration of diverse test methodologies and the difficulty in adhering to design-for-test rules cause schedule delays in creating SOC designs. Although the introduction of BIST has solved some test-related problems, it has created a few new ones, and it has not eliminated the issue of DFT rules. (design feature).(System on a chip)
; ...design-for-test) rules and, hence, what fault coverage is possible. Even when designers strive...DFT violations may affect the overall fault coverage for the SOC design. They must also...the design, greatly increasing the fault coverage. Even BIST (built-in-self-test) techniques...
At DAC: ASICs get design-for-test support. (Design Automation Conference; application-specific integrated circuits)
; ...constraints. At issue is how to achieve 100% fault coverage while optimizing speed and chip area...affords massive observability and full fault coverage. But he notes the area penalty and...be slower, but it achieves excellent fault coverage, Abadir says. The real issue is enabling...
HDL tools of the trade. (hardware description languages)
; ...antifuse and SRAM-based FPGAs. Fault coverage is the ability of manufacturing...the number of faults considered: FAULT COVERAGE (%)=100x(FAULTS DETECTED)[divided by](FAULTS CONSIDERED). Fault coverage is typically 70 to 99.9%. Another...
Implementing change on the test floor.(electronics manufacturing industry)
; ...and the shift in the manufacturing fault spectrum. Ubiquitous ISP Devices Designers are...the types of defects that occur--the fault spectrum shift--which, in turn, has noteworthy...especially ICT. Root causes of the fault spectrum shift include the following: * The...
Tool enhances fault coverage.(Brief Article)
; ...boundary-scan and memory BIST products to achieve better than 99% fault coverage. TurboBIST-Logic enables at-speed testing for multifrequency...concurrent testing of all clocks in the circuit. Higher fault coverage is achieved by TurboBIST-Logic's integration of SynTest...
Optimizing Test Operations to Cut Costs
; ...to match test equipment to today's fault spectrum. The economics of the contract manufacturing...complex, hiii-iron testers. The Shifted Fault Spectrum While hoard-test strategies have not...distribution of manufacturing defects (the fault spectrum), compared to products of a few ...
NEMI Tackles Challenges of PCB Testing. (Up Front).(National Electronics Manufacturing Initiative, printed circuit boards)(Brief Article)
; ...resulting in loss of in-circuit test (ICT) fault coverage, says Amit Verma, product marketing...chair of the NEMI project. Reduced fault coverage, combined with limited diagnostic resolution...investigation: * Test analysis measures fault coverage of several automated inspection ...
10 tips for successful scan design: part one.(Technology Information)
; ...at an enormous rate, producing high-fault-coverage production tests without using scan...scan-based test vectors providing high fault coverage. Before starting your project, research...enough simulations to provide high fault coverage is becoming more difficult. For example...
Adding AXI to a PCBA Test Process
; ...form of ICT has proven to raise the fault coverage of process and electrical defect classes...has 50%, and system test has 25%. Fault coverage, on the other hand, refers to the effectiveness...The test coverage is the product of fault coverage and test access. Figure 2 shows ...
Add testability now to core-based chips, or pay later.(includes related articles)
; ...core testability to reach acceptable fault coverage. If you design chips with multiple...tools to automatically generate high-fault-coverage test vectors for the scan circuitry...and latches and, because of its high fault coverage, finds use in chips in which time to...